99 lines
4.6 KiB
C
99 lines
4.6 KiB
C
/** @file
|
|
Hybrid Graphics policy definitions
|
|
|
|
@copyright
|
|
INTEL CONFIDENTIAL
|
|
Copyright 2014 - 2019 Intel Corporation.
|
|
|
|
The source code contained or described herein and all documents related to the
|
|
source code ("Material") are owned by Intel Corporation or its suppliers or
|
|
licensors. Title to the Material remains with Intel Corporation or its suppliers
|
|
and licensors. The Material may contain trade secrets and proprietary and
|
|
confidential information of Intel Corporation and its suppliers and licensors,
|
|
and is protected by worldwide copyright and trade secret laws and treaty
|
|
provisions. No part of the Material may be used, copied, reproduced, modified,
|
|
published, uploaded, posted, transmitted, distributed, or disclosed in any way
|
|
without Intel's prior express written permission.
|
|
|
|
No license under any patent, copyright, trade secret or other intellectual
|
|
property right is granted to or conferred upon you by disclosure or delivery
|
|
of the Materials, either expressly, by implication, inducement, estoppel or
|
|
otherwise. Any license under such intellectual property rights must be
|
|
express and approved by Intel in writing.
|
|
|
|
Unless otherwise agreed by Intel in writing, you may not remove or alter
|
|
this notice or any other notice embedded in Materials by Intel or
|
|
Intel's suppliers or licensors in any way.
|
|
|
|
This file contains an 'Intel Peripheral Driver' and is uniquely identified as
|
|
"Intel Reference Module" and is licensed for Intel CPUs and chipsets under
|
|
the terms of your license agreement with Intel or your vendor. This file may
|
|
be modified by the user, subject to additional terms of the license agreement.
|
|
|
|
@par Specification Reference:
|
|
**/
|
|
#ifndef _HYBRID_GRAPHICS_CONFIG_H_
|
|
#define _HYBRID_GRAPHICS_CONFIG_H_
|
|
|
|
#define HYBRID_GRAPHICS_CONFIG_REVISION 4
|
|
|
|
#pragma pack(push, 1)
|
|
///
|
|
/// GPIO Support
|
|
///
|
|
typedef enum {
|
|
NotSupported = 0,
|
|
PchGpio,
|
|
I2CGpio,
|
|
} GPIO_SUPPORT;
|
|
|
|
///
|
|
/// CPU PCIe GPIO Data Structure
|
|
///
|
|
typedef struct {
|
|
UINT8 ExpanderNo; ///< Offset 0 Expander No For I2C based GPIO
|
|
BOOLEAN Active; ///< Offset 1 0=Active Low; 1=Active High
|
|
UINT8 Rsvd0[2]; ///< Offset 2 Reserved
|
|
UINT32 GpioNo; ///< Offset 4 GPIO pad
|
|
} CPU_PCIE_GPIO_INFO;
|
|
|
|
/**
|
|
CPU PCIE RTD3 GPIO Data Structure
|
|
**/
|
|
typedef struct {
|
|
CPU_PCIE_GPIO_INFO HoldRst; ///< Offset 0 This field contain PCIe HLD RESET GPIO value and level information
|
|
CPU_PCIE_GPIO_INFO PwrEnable; ///< Offset 8 This field contain PCIe PWR Enable GPIO value and level information
|
|
UINT32 WakeGpioNo; ///< Offset 16 This field contain PCIe RTD3 Device Wake GPIO Number
|
|
UINT8 GpioSupport; ///< Offset 20 Depends on board design the GPIO configuration may be different: <b>0=Not Supported</b>, 1=PCH Based, 2=I2C based
|
|
UINT8 Rsvd0[3]; ///< Offset 21
|
|
} CPU_PCIE_RTD3_GPIO;
|
|
|
|
/**
|
|
This Configuration block configures CPU PCI Express 0/1/2 RTD3 GPIOs & Root Port.
|
|
Hybrid Gfx uses the same GPIOs & Root port as PCI Express 0/1/2 RTD3.
|
|
<b>Revision 1</b>:
|
|
- Initial version.
|
|
<b>Revision 2</b>:
|
|
- Add HgSlot Policy: PEG or PCH Slot Slection for Hybrid Graphics
|
|
<b>Revision 3</b>:
|
|
- Removed HgSlot Policy: As there is no selection between PEG or PCH Slot for Hybrid Graphics
|
|
<b>Revision 4</b>:
|
|
- Added HgSupport Policy: To support HG support on other PEG ports
|
|
**/
|
|
typedef struct {
|
|
CONFIG_BLOCK_HEADER Header; ///< Offset 0-27 Config Block Header
|
|
CPU_PCIE_RTD3_GPIO CpuPcie0Rtd3Gpio; ///< Offset 28 RTD3 GPIOs used for PCIe
|
|
UINT8 RootPortIndex; ///< Offset 52 Root Port Index number used for HG
|
|
UINT8 HgMode; ///< Offset 53 HgMode: <b>0=Disabled</b>, 1=HG Muxed, 2=HG Muxless, 3=PEG
|
|
UINT16 HgSubSystemId; ///< Offset 54 Hybrid Graphics Subsystem ID: <b>2212</b>
|
|
UINT16 HgDelayAfterPwrEn; ///< Offset 56 Dgpu Delay after Power enable using Setup option: 0=Minimal, 1000=Maximum, <b>300=300 microseconds</b>
|
|
UINT16 HgDelayAfterHoldReset; ///< Offset 58 Dgpu Delay after Hold Reset using Setup option: 0=Minimal, 1000=Maximum, <b>100=100 microseconds</b>
|
|
CPU_PCIE_RTD3_GPIO CpuPcie1Rtd3Gpio; ///< Offset 60 RTD3 GPIOs used for PCIe
|
|
CPU_PCIE_RTD3_GPIO CpuPcie2Rtd3Gpio; ///< Offset 84 RTD3 GPIOs used for PCIe
|
|
CPU_PCIE_RTD3_GPIO CpuPcie3Rtd3Gpio; ///< Offset 108 RTD3 GPIOs used for PCIe
|
|
UINT8 HgSupport; ///< Offset 132 HgSupport on specific port
|
|
UINT8 Rsvd0[3]; ///< Offset 133 Reserved bytes for future use
|
|
} HYBRID_GRAPHICS_CONFIG;
|
|
#pragma pack(pop)
|
|
#endif // _HYBRID_GRAPHICS_CONFIG_H_
|