63 lines
2.5 KiB
C
63 lines
2.5 KiB
C
/** @file
|
|
P2sb policy
|
|
|
|
@copyright
|
|
INTEL CONFIDENTIAL
|
|
Copyright 2015 - 2020 Intel Corporation.
|
|
|
|
The source code contained or described herein and all documents related to the
|
|
source code ("Material") are owned by Intel Corporation or its suppliers or
|
|
licensors. Title to the Material remains with Intel Corporation or its suppliers
|
|
and licensors. The Material may contain trade secrets and proprietary and
|
|
confidential information of Intel Corporation and its suppliers and licensors,
|
|
and is protected by worldwide copyright and trade secret laws and treaty
|
|
provisions. No part of the Material may be used, copied, reproduced, modified,
|
|
published, uploaded, posted, transmitted, distributed, or disclosed in any way
|
|
without Intel's prior express written permission.
|
|
|
|
No license under any patent, copyright, trade secret or other intellectual
|
|
property right is granted to or conferred upon you by disclosure or delivery
|
|
of the Materials, either expressly, by implication, inducement, estoppel or
|
|
otherwise. Any license under such intellectual property rights must be
|
|
express and approved by Intel in writing.
|
|
|
|
Unless otherwise agreed by Intel in writing, you may not remove or alter
|
|
this notice or any other notice embedded in Materials by Intel or
|
|
Intel's suppliers or licensors in any way.
|
|
|
|
This file contains an 'Intel Peripheral Driver' and is uniquely identified as
|
|
"Intel Reference Module" and is licensed for Intel CPUs and chipsets under
|
|
the terms of your license agreement with Intel or your vendor. This file may
|
|
be modified by the user, subject to additional terms of the license agreement.
|
|
|
|
@par Specification Reference:
|
|
**/
|
|
#ifndef _P2SB_CONFIG_H_
|
|
#define _P2SB_CONFIG_H_
|
|
|
|
#define PCH_P2SB_CONFIG_REVISION 1
|
|
extern EFI_GUID gP2sbConfigGuid;
|
|
|
|
#pragma pack (push,1)
|
|
|
|
/**
|
|
This structure contains the policies which are related to P2SB device.
|
|
**/
|
|
typedef struct {
|
|
CONFIG_BLOCK_HEADER Header; ///< Config Block Header
|
|
/**
|
|
<b>(Test)</b>
|
|
The sideband MMIO register access to specific ports will be locked
|
|
before 3rd party code execution. Currently it disables PSFx access.
|
|
This policy unlocks the sideband MMIO space for those IPs.
|
|
<b>0: Lock sideband access </b>; 1: Unlock sideband access.
|
|
NOTE: Do not set this policy "SbAccessUnlock" unless its necessary.
|
|
**/
|
|
UINT32 SbAccessUnlock : 1;
|
|
UINT32 Rsvdbits : 31; ///< Reserved bits
|
|
} PCH_P2SB_CONFIG;
|
|
|
|
#pragma pack (pop)
|
|
|
|
#endif // _P2SB_CONFIG_H_
|