136 lines
4.5 KiB
Plaintext
136 lines
4.5 KiB
Plaintext
/** @file
|
|
|
|
;******************************************************************************
|
|
;* Copyright (c) 2020 - 2021, Insyde Software Corp. All Rights Reserved.
|
|
;*
|
|
;* You may not reproduce, distribute, publish, display, perform, modify, adapt,
|
|
;* transmit, broadcast, present, recite, release, license or otherwise exploit
|
|
;* any part of this publication in any form, by any means, without the prior
|
|
;* written permission of Insyde Software Corporation.
|
|
;*
|
|
;******************************************************************************
|
|
*/
|
|
|
|
#include <../NvidiaCommon/NvidiaCommon.asi>
|
|
#include <NvidiaOptimus.asi>
|
|
|
|
DefinitionBlock (
|
|
"NvidiaOptimus.aml",
|
|
"SSDT",
|
|
1,
|
|
"Insyde",
|
|
"NvdTable",
|
|
0x1000
|
|
)
|
|
{
|
|
External (CPU0_SCOPE, DeviceObj)
|
|
External (CPU1_SCOPE, DeviceObj)
|
|
External (CPU2_SCOPE, DeviceObj)
|
|
External (CPU3_SCOPE, DeviceObj)
|
|
External (CPU4_SCOPE, DeviceObj)
|
|
External (CPU5_SCOPE, DeviceObj)
|
|
External (CPU6_SCOPE, DeviceObj)
|
|
External (CPU7_SCOPE, DeviceObj)
|
|
External (CPU8_SCOPE, DeviceObj)
|
|
External (CPU9_SCOPE, DeviceObj)
|
|
External (CPU10_SCOPE, DeviceObj)
|
|
External (CPU11_SCOPE, DeviceObj)
|
|
External (CPU12_SCOPE, DeviceObj)
|
|
External (CPU13_SCOPE, DeviceObj)
|
|
External (CPU14_SCOPE, DeviceObj)
|
|
External (CPU15_SCOPE, DeviceObj)
|
|
External (CPU16_SCOPE, DeviceObj)
|
|
External (CPU17_SCOPE, DeviceObj)
|
|
External (CPU18_SCOPE, DeviceObj)
|
|
External (CPU19_SCOPE, DeviceObj)
|
|
External (CPU20_SCOPE, DeviceObj)
|
|
External (CPU21_SCOPE, DeviceObj)
|
|
External (CPU22_SCOPE, DeviceObj)
|
|
External (CPU23_SCOPE, DeviceObj)
|
|
External (DGPU_BRIDGE_SCOPE, DeviceObj)
|
|
External (DGPU_BRIDGE_SCOPE.DL23, MethodObj)
|
|
External (DGPU_BRIDGE_SCOPE.L23D, MethodObj)
|
|
External (DGPU_BRIDGE_SCOPE.PON, MethodObj)
|
|
External (DGPU_BRIDGE_SCOPE.POFF, MethodObj)
|
|
External (DGPU_BRIDGE_SCOPE.PXP._OFF, MethodObj)
|
|
External (DGPU_BRIDGE_SCOPE.PXP._ON, MethodObj)
|
|
External (DGPU_SCOPE, DeviceObj)
|
|
// External (DGPU_SCOPE.SGPO, MethodObj)
|
|
External (\PIN.ON, MethodObj)
|
|
External (\PIN.OFF, MethodObj)
|
|
//[-start-210918-GEORGE0006-modify]//
|
|
#if defined(S77014_SUPPORT) || defined(S570_SUPPORT) || defined(S77014IAH_SUPPORT)
|
|
External (\_SB.PC00.PEG2.RSTG, IntObj)
|
|
#else
|
|
External (\_SB.PC00.PEG1.RSTG, IntObj)
|
|
#endif
|
|
//[-end-210918-GEORGE0006-modify]//
|
|
External (PCI_SCOPE, DeviceObj)
|
|
External (PCI_SCOPE.HGOF, MethodObj)
|
|
External (PCI_SCOPE.HGON, MethodObj)
|
|
// External (PCI_SCOPE.PGOF, MethodObj)
|
|
// External (PCI_SCOPE.PGON, MethodObj)
|
|
// External (PCI_SCOPE.RTDS, MethodObj)
|
|
// External (PCI_SCOPE.RTEN, MethodObj)
|
|
// External (PCI_SCOPE.SGPO, MethodObj)
|
|
// External (\_GPE.ITBH, MethodObj) // Interrupt handler for Intel Turbo Boost Max Technology 3.0
|
|
|
|
// For debug purpose
|
|
External (ADBG, MethodObj)
|
|
External (P8XH, MethodObj)
|
|
|
|
// From GpioLib.asl
|
|
External (\_SB.GGIV, MethodObj)
|
|
External (\_SB.GGOV, MethodObj)
|
|
External (\_SB.SGOV, MethodObj)
|
|
|
|
// From CpuNvs.asl
|
|
// External (\_SB.ITBM, IntObj) // Enable/Disable Intel Turbo Boost Max Technology 3.0.
|
|
|
|
// From PlatformNvs.asl
|
|
External (\TCNT, FieldUnitObj)
|
|
|
|
// From SaNvs.asl
|
|
External (\HRA0)
|
|
External (\HRE0)
|
|
External (\HRG0)
|
|
External (\SGGP)
|
|
|
|
//
|
|
// Include OpRegion.
|
|
// NvidiaOpRegion.asl must be included at the end because the algorithm to
|
|
// initialize each OpRegions will be ended once NOPR is found.
|
|
// (The above algorithm is in HybridGraphicsDxe.c -> InitializeOpRegion())
|
|
//
|
|
#include <../OpRegion/HgOpRegion.asl>
|
|
#include <../OpRegion/VbiosOpRegion.asl>
|
|
#include <../OpRegion/NvidiaOpRegion.asl>
|
|
|
|
Include ("../NvidiaCommon/NvCommon.asl")
|
|
Include ("../NvidiaCommon/NvOp.asl")
|
|
Include ("../NvidiaCommon/NvGps.asl")
|
|
Include ("../NvidiaCommon/NvGc6_v3.0.asl")
|
|
Include ("../NvidiaCommon/NvNbci.asl")
|
|
//[-start-220304-GEORGE0053-modify]//
|
|
#ifdef S77014IAH_SUPPORT
|
|
#if FixedPcdGetBool (PcdHgNvidiaNpcfFeatureSupport)
|
|
Include ("../NvidiaCommon/NvPcf_S77014IAH.asl")
|
|
#endif
|
|
#else
|
|
#if FixedPcdGetBool (PcdHgNvidiaNpcfFeatureSupport)
|
|
Include ("../NvidiaCommon/NvPcf.asl")
|
|
// Include ("../NvidiaCommon/NVPCF_2_ECIO_ITBM.asl")
|
|
#endif
|
|
#endif
|
|
//[-end-220304-GEORGE0053-modify]//
|
|
#if FeaturePcdGet (PcdHgNvidiaDdsFeatureSupport)
|
|
Include ("../NvidiaCommon/NvDds.asl")
|
|
#endif
|
|
//[-start-210917-GEORGE0004-modify]//
|
|
#if !defined(S77014_SUPPORT) && !defined(S570_SUPPORT) && !defined(S77014IAH_SUPPORT)
|
|
//[-end-210918-QINGLIN0068-modify]//
|
|
Include ("Mxm.asl")
|
|
#endif
|
|
//[-end-210917-GEORGE0004-modify]//
|
|
}
|